# read design 
read_verilog simple.v

# generic synthesis
synth -top simple

# mapping to mycells.lib
dfflibmap -liberty mycells.lib
abc -liberty mycells.lib
clean

# write synthesized design
write_verilog synth.v