gitdir: ../../../../../.git/modules/pythondata_cpu_cva6/system_verilog/common/submodules/common_cells
